Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
akash patel
fpga design engineer
About
Akash Patel is a highly experienced FPGA Design Engineer currently working at Intuitive Surgical. With 14.28 years of relevant experience, he has a strong background in electrical engineering and has worked on various FPGA designs throughout his career. In his current role at Intuitive Surgical, Akash is responsible for designing and developing FPGA-based systems for surgical robots. He has a deep understanding of the hardware and software aspects of FPGA design and has successfully delivered several complex projects. Prior to his current role, Akash worked as an Electrical Engineering Intern at Intuitive Surgical, where he gained valuable experience in the field. He also worked as a Teaching Assistant at San Jose State University, where he helped students understand complex electrical engineering concepts. Akash holds a Bachelor's degree in Electrical Engineering from UV Patel College of Engineering and a Master's degree in Electrical Engineering from San Jose State University. He also completed his education at Ganpat University in Gujarat, India. Throughout his career, Akash has demonstrated a strong work ethic and a commitment to delivering high-quality results. He is a skilled problem solver and has a proven track record of working effectively in cross-functional teams. Overall, Akash Patel is a highly skilled FPGA Design Engineer with a wealth of experience in the field. He is a valuable asset to any team and is always looking for new challenges to help him grow and develop as an engineer.
Education
• san jose state university
• u.v. patel college of engineering
Companies
• intuitive surgical
• san jose state university
• electrotherm
Experience
15.4 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
asic
computer architecture
debugging
Design
digital signal processors
Field-Programmable Gate Arrays (FPGA)
fpga
FPGA
functional verification
logic synthesis
perl
soc
systemverilog
verilog
Contact Details
Email (Verified)
apaXXXXXXXXXXXXXXomMobile Number
+14XXXXXXX08Education
san jose state university
2007 - 2009
u.v. patel college of engineering
2003 - 2007
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now