Not getting noticed by recruiters?
Personalise & tailor resume for every job you apply
Visit any jobs page and click on magic cap button to generate a tailored resume from your regular resume
Use ChatGPT to customise your resume for every job that you apply to
Use AI to auto fill job forms
Ask for Referral for any job post

amit dudeja
SMTS Design Engineer/Manager at AMD
About
Amit Dudeja is a Senior Research and Development Engineer 2 at Synopsys Inc with over 12 years of experience in the Semiconductor, EDA, and Software industries. He specializes in System Level (ESL) design, development, and verification, with a focus on performance and power modeling for architecture exploration use cases using SystemC and TLM2.0. Amit has also worked on AI workload modeling for architectural exploration. Amit's technical expertise includes SystemC/TLM2.0, C, C++, Data Structures & Algorithms, Tcl, Perl, UPF3.0, AXI, Tensilica PIF Protocol, Verilog, VHDL, and Synopsys PA tools for architecture exploration (PA-MCO & PA-Ultra). He has developed a framework for creating the performance model of AI algorithms used for early architecture exploration, a hybrid solution used for performance analysis of RTL simulation in Synopsys Platform Architect Tool chain, and a system-level traffic generator IP model used for generating different traffic patterns for architectural exploration. Additionally, he has developed different SystemC/TLM2.0 based models for customer projects and is responsible for Tensilica transactors, Generic Memory, and other SystemC IPs used for performance modeling. He has also developed a multi-ported multi-banked SystemC/TLM2 SRAM model from scratch to be used for performance exploration in AI use cases. Amit has previously worked as a Senior Research and Development Engineer and R&D Engineer at Synopsys, where he created SystemC transactors for importing Tensilica IPs in the Synopsys PA tools, worked on supporting IEEE 1801 -2015 aka UPF3.0 for power estimation at System level in Synopsys Tool chain, developed and owned a hybrid solution used for performance analysis of RTL simulation in Synopsys Platform Architect Tool chain, and owned a system-level traffic generator IP model used generating traffic captured in RTL. Amit holds a B.Tech in Electronics and Communication from Bharati Vidyapeeth. His relevant experience is 13.61 years, and his tech stack includes Research Scientist, AI, Senior Software Engineer, and Python.
Education Overview
• bharati vidyapeeth
Companies Overview
• amd
• synopsys
• circuitsutra
• samsung
• nsys design systems
• drdo
Experience Overview
15.7 Years
Find anyone’s contact

Experience
No data found
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
Contact Details
Email (Verified)
amiXXXXXXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXX68Education
No data found
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now