Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post

Arindam Das
Senior Engineer| R&D IIT Kharagpur |Formal Verification| Railway Signal Interlocking
About
Arindam Das is an experienced Senior Project Assistant with a demonstrated history of working in the higher education industry. He is skilled in C++, Auto CAD, SCADA, Java, LaTeX, and HTML along with railway signalling and interlocking. Arindam is a Master’s on railway research and software development aspirant, trained in practical aspects of handling software coding team, the important aspects of tool development, software verification and validation. He is looking forward to joining an organization where he can apply his research experience to explore new problems. Currently, Arindam is working as a Project Staff at the Indian Institute of Technology, Kharagpur. He is working in the research project entitled "Incorporating Cab-signalling into Interlocked Signalling Design with Verification (SIV)" sponsored by Science and Engineering Research Board (SERB), New Delhi. His responsibilities include XML template-based interface circuits and application logic generation, programmed extraction of information from the RCC based on the standard logic circuit schematics, provided by the RDSO, for various yard elements such as signals, points, crank-handle, and level-crossings. Arindam has previously worked as a Senior Project Assistant and Research Fellow at the Indian Institute of Technology, Kharagpur, where he worked in the research project entitled “MODELLING AND VALIDATION OF INTERLOCKING FOR RAILWAY SIGNALLING SYSTEMS” sponsored by RESEARCH DESIGNS & STANDARDS ORGANISATION (RDSO), MINISTRY OF RAILWAYS. He has developed models based on the graph representation of the yard and the relay logic definitions and used the NuSMV model checker for validation and verification. He has also developed a modified template-based logic generator tool to determine the logic circuits from the RCC. Arindam holds a Master of Science - MS (by Research) in Computer Science and Engineering from IIT and a Bachelor of Technology in Electronics and Instrumentation Engineering from Haldia Institute of Technology. He has relevant experience of 8.86 years and his tech stack includes Research Scientist, Java, and Software Engineer.
Education Overview
Companies Overview
• indian institute of technology kharagpur
Experience Overview
10.3 Years
Find anyone’s contact

Experience
No data found
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
Contact Details
Email (Verified)
ariXXXXXXXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXX83Education
No data found
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now