Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
bala achie
staff engineer
About
Bala Achie is a highly experienced Staff Engineer with over 16 years of experience in the technology industry. Currently working at Qualcomm, Bala has held the position of Staff Engineer for some time, where he has been responsible for overseeing the development of various projects. Before joining Qualcomm, Bala worked as a Senior Engineer at both Qualcomm and Texas Instruments. Bala's educational background is impressive, having attended both the Malaviya National Institute of Technology in Jaipur, India, and The University of Texas at San Antonio, where he received his Bachelor of Science in Electrical Engineering. He has also continued his education throughout his career, staying up to date with the latest technological advancements. With his extensive experience and education, Bala has developed a strong technical skill set, with a focus on digital design. He is proficient in various design tools and has a deep understanding of the design process, making him an invaluable asset to any team. Bala's ability to lead and manage projects has been essential to his success in his current role. His attention to detail and commitment to meeting project timelines have resulted in successful project launches. He is also a great team player, always willing to collaborate and share his knowledge with others. Overall, Bala Achie is a highly skilled and experienced Staff Engineer with a passion for digital design. With his impressive educational background and extensive experience in the industry, he is an asset to any team he is a part of.
Education
• the university of texas
Companies
• qualcomm
• texas instruments
Experience
18.3 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
asic
cadence
cadence virtuoso
compilers
designer
dft
formal verification
ic
integrated circuit design
logic synthesis
mixed signal
ncsim
parasitic extraction
place and route
simulations
static timing analysis
synopsys primetime
timing
verilog
vhdl
xilinx ise
Contact Details
Email (Verified)
bacXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXXXXEducation
the university of texas
2003 - 2005
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now