Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
kedar bhole
principal engineer
About
Kedar Bhole is a highly experienced Principal Engineer with over 19 years of relevant experience in the field of engineering. Currently, he is serving as a Principal Engineer at Qualcomm, where he is responsible for leading and managing various engineering projects. Prior to joining Qualcomm, Kedar worked as a Principal ASIC Engineer at Rockley Photonics Inc. where he was responsible for designing and implementing complex ASICs. He has also worked as a Senior Staff Engineer and Manager at Qualcomm, where he managed a team of engineers and was responsible for developing advanced wireless technologies. Kedar has a strong educational background, having completed his Bachelor's in Electronics Engineering from K.J. Somaiya College of Engineering in India. He then went on to pursue his Master's in Electrical and Computer Engineering from the University of California, Santa Barbara. Throughout his career, Kedar has demonstrated a strong ability to lead and manage engineering projects, as well as design and implement complex ASICs. He has also shown a strong ability to work collaboratively with teams and stakeholders to achieve project goals. In summary, Kedar Bhole is a highly skilled and experienced Principal Engineer with a strong educational background and a proven track record of success in the field of engineering. He is a valuable asset to any organization and is committed to delivering high-quality results.
Education
• university of california
• k.j.somaiya college of engineering
Companies
• qualcomm
• rockley photonics inc.
• apple
Experience
20.7 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
application specific integrated circuits
arm
asic
c
c++
cache coherency
computer architecture
debugging
embedded systems
memory controllers
perl
rtl design
soc
static timing analysis
system on a chip
system verilog
systemverilog
testing
verilog
vlsi
Contact Details
Email (Verified)
kbhXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXXXXEducation
university of california
2001 - 2003
k.j.somaiya college of engineering
1997 - 2001
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now