Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
paul leung
asic design engineer
About
Paul Leung is a highly experienced ASIC design engineer currently working at Intel. With nearly 12 years of relevant experience, he has developed a deep understanding of the field and has honed his skills to a high degree of proficiency. His expertise includes board design, ASIC design, and related technologies. Paul's career began with a board design internship at Brocade, where he gained valuable hands-on experience in the field. He then went on to pursue his education, earning a degree from the University of California, Los Angeles in 2011. Since then, he has worked at Intel, where he has held the position of ASIC design engineer for several years. Throughout his career, Paul has demonstrated a strong commitment to his work and a passion for the field of ASIC design. He has a proven track record of success, having contributed to numerous projects and initiatives that have helped to advance the field. He is a skilled problem-solver and is able to think creatively to find innovative solutions to complex challenges. In addition to his technical expertise, Paul is also a highly effective communicator and collaborator. He is able to work well with others and is always willing to share his knowledge and expertise to help his colleagues succeed. He is a dedicated professional who is committed to delivering high-quality work and is always looking for ways to improve his skills and knowledge. Overall, Paul Leung is a highly skilled and experienced ASIC design engineer who has made significant contributions to the field. With his deep expertise, strong work ethic, and commitment to excellence, he is a valuable asset to any organization.
Education Overview
• university of california los angeles
Companies Overview
• intel
• brocade
Experience Overview
13 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
asic
cadence virtuoso
debugging
Design
microarchitecture
python
rtl development
system testing
verilog
Contact Details
Email (Verified)
pleXXXXXXXXXXXXXomMobile Number
+15XXXXXXX21Education
university of california los angeles
2007 - 2011
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now