Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
Shivam kumar
Application Engineer at Synopsys Inc
About
Shivam Kumar is an accomplished Application Engineer with over 4 years of experience in the field. He is currently working with Synopsys Inc, where he has gained expertise in EDA tools such as Design Compiler and Fusion Compiler. Shivam has worked on multiple customer designs, meeting PPA expectations by utilizing his knowledge of RTL coding, cell mapping, placement, STA, power analysis, and congestion analysis. He has also prepared requirement specifications for Synthesis tool enhancements by conducting multiple experiments/investigations on RTL design, floorplan, library, and timing constraints. Prior to his current role, Shivam worked with ISRO, where he designed a Payload Simulator using VHDL code and XILINX ISE design suite 14.5. The simulator converts data into packets using space packet protocol, and the data was of three types: parallel 8 to 16 bit output of 7 to 16 bit PN sequence, incremental and decremental pattern, and raw data. He also designed a Down-link Formatter Multi Layer Board used in base band data handling of remote sensing satellites, which does encryption, channel coding, and randomization of payload's compressed data. Shivam completed his Bachelor of Engineering in Instrumentation and Electronics Engineering from Jadavpur University in 2019. Throughout his academic and professional career, he has demonstrated his ability to work on cutting-edge technologies and across the latest advanced technology foundry nodes. He is a skilled engineer with a deep understanding of the design process from RTL to GDSII implementation.
Education Overview
• jadavpur university
Companies Overview
• synopsys
• isro
Experience Overview
5.2 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
C
C++
cadence
Design
Matlab
Microsoft Excel
Microsoft Office
OrCAD Capture CIS
rtl design
Verilog
VHDL
Contact Details
Email (Verified)
shiXXXXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXXXXEducation
jadavpur university
Bachelor of Engineering
2015 - 2019
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now