Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
sunanda janagama
design verification engineer
About
Sunanda Janagama is a highly experienced Design Verification Engineer with over 17 years of relevant experience in the industry. Currently, she is working at Amazon in the same role, where she is responsible for ensuring the quality and functionality of the company's hardware designs. Prior to joining Amazon, Sunanda worked at Broadcom and Marvell Semiconductor as an IC Design Verification Engineer and Design Verification Engineer, respectively. During her tenure at these companies, she gained extensive experience in various aspects of design verification, including test plan development, test case creation, simulation, and debug. Sunanda holds a Bachelor's degree in Electrical Engineering from Stony Brook University, where she completed her education in 2004. She is a highly skilled engineer with a strong technical background in hardware design and verification. In her current role at Amazon, Sunanda is responsible for leading the design verification efforts for various hardware projects. She works closely with cross-functional teams to ensure that the designs meet the required specifications and standards. Her expertise in design verification and simulation has helped her to identify and resolve complex issues in hardware designs. Sunanda is a proactive and detail-oriented engineer who is committed to delivering high-quality results. She is a team player and has excellent communication skills, which enable her to collaborate effectively with her colleagues and stakeholders. Sunanda's extensive experience and technical skills make her a valuable asset to any organization she works for.
Education Overview
• stony brook university
Companies Overview
• amazon
• broadcom
• marvell semiconductor
• intel
Experience Overview
18.9 Years
Find anyone’s contact
Experience
design verification engineer
marvell semiconductor | santa clara, california, united states
2006 - 2012
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
Design
designer
functional verification
rtl design
soc
systemverilog
verilog
Contact Details
Email (Verified)
sunXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXXXXEducation
stony brook university
2003 - 2004
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now