Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
Unnikrishnan Rajappapanicker
ASIC Physical Design, Staff Engineer
About
Unnikrishnan Rajappapanicker is a Senior Physical Design Engineer at Synopsys Inc with an impressive 9.03 years of relevant experience in the field. He has a Bachelor of Technology (BTech) in Electronics and Communications Engineering from tkm college of engineering, quilon, and completed his Higher Secondary education in General Studies from dbhss, thakazhy. Unnikrishnan has a keen interest in Digital electronics and possesses excellent knowledge about Digital systems and VLSI. He is known for his ease and willingness to learn, good interpersonal relationship skills, responsibility, creativity, and organization. Unnikrishnan is well-versed in the Linux environment and programming languages like c, c++, Perl, Python, and Tcl. Unnikrishnan has an impressive work history, having worked at Wipro as a Physical Design Engineer and at Quest as a VLSI Design Engineer. At Quest, he was responsible for ASIC Synthesis, STA, Physical Design, FPGA Prototyping, and RTL Design. Currently, he is a Senior Physical Design Engineer at Synopsys, where he continues to use his expertise in the field of Physical design, synthesis, static timing analysis, and Digital designing. Unnikrishnan's tech stack includes Python and C, and he is always looking to expand his knowledge and skills in the field. With his vast experience and skills, Unnikrishnan is an asset to any team he works with.
Education
• tkm college of engineeringquilon
• dbhssthakazhy
Companies
• synopsys
• wipro
• quest
• nest technologies
Experience
9.8 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
Application-Specific Integrated Circuits (ASI
Assembly Language
C
C (Programming Language)
C++
Cadence Encounter
cadence RTL compiler
Design
Digital Electronics
Electronics
Field-Programmable Gate Arrays (FPGA)
FPGA
FPGA prototyping
High Level Synthesis
Linux
linux
Logic Synthesis
Low-power Design
Microcontrollers
Perl
Physical Design
Physical Synthesis
Physical Verification
Programming
Prototyping
Python
Red Hat Linux
Static Timing Analysis
System on a Chip (SoC)
TCL
Ubuntu
Verilog
Very-Large-Scale Integration (VLSI)
VHDL
VLSI
vlsi
Windows
Xilinx
Xilinx ISE
Contact Details
Email (Verified)
002XXXXXXXXXXXXomMobile Number
+91XXXXXXXX61Education
tkm college of engineeringquilon
Bachelor of Technology (BTech)
2011 - 2014
dbhssthakazhy
Higher Secondary
2002 - 2007
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now