Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
vinayak thonda
Senior SDE at AMD, Studied VLSI-ECE, IIT Kharagpur. Worked at IBM, Synopsys, Xilinx
About
Vinayak Thonda is a highly accomplished professional with over 6 years of experience in diverse areas related to RTL Design, RTL Synthesis, RTL Simulation, VLSI flow, and computer architecture. He has a Master's Degree in VLSI & Micro Electronics Design and a Bachelor's Degree in ECE from IIT Kharagpur. Vinayak has worked with top companies such as AMD, IBM, Synopsys, and Xilinx, gaining extensive experience in software engineering, AI, and Python. Currently, Vinayak is a Senior SDE at AMD, where he provides hardware software co-simulation support and development in Vivado for Versal AI Engine devices. He is responsible for developing functional coverage features, statement coverage, branch coverage implementation, and condition coverage for System Verilog simulation. Additionally, Vinayak has developed an HTML CSS JS based reporting utility, stand-alone customer level Linux executable, and provided SystemC-Verilog mixed simulation support. He has also worked on performance optimization for system Verilog simulation and provided support and development for System Verilog, VHDL, Verilog, and System C RTL simulators. In his previous role as a Senior Software Engineer at Xilinx, Vinayak provided hardware software co-simulation and acceleration support and development in Vivado and Vitis designs for Versal AI Engine Series devices. He developed functional coverage features, statement coverage, branch coverage implementation, condition coverage implementation, and toggle coverage implementation for System Verilog. Vinayak also developed an HTML CSS JS based reporting utility, stand-alone customer level Linux executable, and provided SystemC-Verilog mixed simulation support. He has extensive experience in System Verilog features support and development, performance optimization for system Verilog simulation, and System Verilog, VHDL, Verilog, and System C RTL simulators. Vinayak's education background includes a Bachelor's and Master's Degree in VLSI & Micro Electronics from IIT Kharagpur. His tech stack includes software engineering, AI, and Python. With relevant experience of 6.44 years, Vinayak is a highly skilled professional with a proven track record of delivering high-quality results.
Education
• iit kharagpur
Companies
• amd
• xilinx
• synopsys
• ibm
• drdo
• electronic corporation of india limited.ecil
Experience
8.1 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
Algorithms
architecture
Artificial Intelligence (AI)
C (Programming Language)
C++
Cascading Style Sheets (CSS)
Computer Architecture
computer architecture
Data Structures
Design
Design Compiler
Electronics
Embedded C
Equity Trading
Field-Programmable Gate Arrays (FPGA)
FPGA prototyping
HTML
html
linux
Matlab
matlab
ModelSim
modelsim
optimization
Problem solving
Python
Python (Programming Language)
RTL Design
rtl design
Rtl Simulation
RTL Synthesis
RTL Verification
Scripting
Software Engineer
Stock Management
Stock Research
Strategy
system verilog
SystemC
TCL
Verilog
Very-Large-Scale Integration (VLSI)
VHDL
vlsi
Xilinx
Xilinx ISE
Xilinx vitis
Xilinx Vivado
Contact Details
Email (Verified)
thoXXXXXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXX14Education
iit kharagpur
Bachelor Degree & Masters Degree
2011 - 2016
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now