Say no to manually filling long application forms
Visit any careers page and a lightning button will pop up on any compatible page with a form
Use ChatGPT to auto-fill job forms
Ask for Referral for any job post
Yi He
Design Verification Engineer at Apple
About
Yi He is a highly skilled Design Verification Engineer with over 9 years of experience in the field. Currently working at Apple, Yi has a proven track record of designing and verifying complex digital and mixed-signal circuits. Prior to joining Apple, Yi worked at Qualcomm as a SerDes Design Verification Engineer where she was responsible for developing and executing test plans for high-speed serial interfaces. She also worked as a Digital and IC Design and Verification Intern at Maxim Integrated, where she gained valuable experience in the design and verification of integrated circuits. Yi holds a Bachelor's degree in Telecommunications Engineering from Beijing University of Posts and Telecommunications and a Master's degree in Electrical Engineering from The University of Texas at Dallas. Throughout her career, Yi has demonstrated a strong ability to work collaboratively with cross-functional teams, ensuring the successful delivery of high-quality products. She is a problem-solver by nature, and her attention to detail and analytical skills have helped her to identify and resolve complex issues in a timely manner. With her extensive experience in design verification and her passion for innovation, Yi is a valuable asset to any organization. She is committed to staying up-to-date on the latest industry trends and technologies, and is always looking for new ways to improve her skills and knowledge.
Education Overview
• the university of texas at dallas
• beijing university of posts and telecommunications
Companies Overview
• apple
• qualcomm
• maxim integrated
Experience Overview
10.7 Years
Find anyone’s contact
Experience
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
asic
assertion based verification
c
cadence
cadence encounter
cadence virtuoso
cadence virtuoso layout editor
csh
Design
designer
digital circuit design
functional verification
IP
matlab
modelsim
nc verilog
ni labview
perl
python
Python
simvision
soc
spice
synopsys tools
system on a chip
systemverilog
SystemVerilog
tcl
test
test planning
uvm
vcs
verilog
Verilog
vhdl
vlsi
xilinx ise
Contact Details
Email (Verified)
heyXXXXXXXXXXXXXXXomMobile Number
+16XXXXXXX14Education
the university of texas at dallas
MS
2011 - 2013
beijing university of posts and telecommunications
BS
2007 - 2011
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now